UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.	
10/808,627	03/24/2004	Nui Chong	M-15338 US	6086	
•	7590 01/29/200 N KWOK CHEN & HI	EXAMINER			
2033 GATEWA		PATEL, DHARTI HARIDAS			
SUITE 400 SAN JOSE, CA	95110	ART UNIT	PAPER NUMBER		
,,		2836			
SHORTENED STATUTORY	PERIOD OF RESPONSE	MAIL DATE	DELIVERY MODE		
3 MON	JTHS	01/29/2007	PAPER		

Please find below and/or attached an Office communication concerning this application or proceeding.

If NO period for reply is specified above, the maximum statutory period will apply and will expire 6 MONTHS from the mailing date of this communication.

		Application	ı No.	Applicant(s)			
		10/808,627		CHONG ET AL.			
Office	Action Summary	Examiner		Art Unit			
		Dharti H. Pa	atel	2836			
The MAIL Period for Reply	ING DATE of this communicati	ion appears on the o	cover sheet with the c	orrespondence addr	ess		
WHICHEVER IS - Extensions of time m after SIX (6) MONTH - If NO period for reply - Failure to reply within Any reply received b	STATUTORY PERIOD FOR LONGER, FROM THE MAIL hay be available under the provisions of 37 fts from the mailing date of this communicar is specified above, the maximum statutor in the set or extended period for reply will, by the Office later than three months after the djustment. See 37 CFR 1.704(b).	ING DATE OF THI CFR 1.136(a). In no even ation. Ty period will apply and will by statute, cause the applic	S COMMUNICATION t, however, may a reply be time expire SIX (6) MONTHS from ation to become ABANDONE	N. tely filed the mailing date of this comp (35 U.S.C. § 133).			
Status	,						
1)⊠ Responsiv	e to communication(s) filed or	n <u>05 January 2007</u>					
2a)⊠ This action	n is FINAL . 2b)[This action is no	n-final.				
•	☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is						
closed in accordance with the practice under Ex parte Quayle, 1935 C.D. 11, 453 O.G. 213.							
Disposition of Clair	ms						
4a) Of the 5) ☐ Claim(s) _ 6) ☑ Claim(s) <u>1</u> 7) ☐ Claim(s) _	-22 is/are pending in the appli above claim(s) is/are w is/are allowed. -22 is/are rejected. is/are objected to. are subject to restriction	vithdrawn from con	·	·			
Application Papers	· •						
9) ☐ The specifi 10) ☑ The drawir Applicant n Replaceme	ication is objected to by the Exng(s) filed on 24 March 2004 is nay not request that any objection and drawing sheet(s) including the or declaration is objected to by	s/are: a)⊠ accepton to the drawing(s) been correction is require	e held in abeyance. Seed if the drawing(s) is ob	e 37 CFR 1.85(a). jected to. See 37 CFR			
Priority under 35 U	.S.C. § 119				•		
 12) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f). a) All b) Some * c) None of: 1. Certified copies of the priority documents have been received. 2. Certified copies of the priority documents have been received in Application No. 3. Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)). * See the attached detailed Office action for a list of the certified copies not received. 							
Attachment(s)	ces Cited (PTO-892)		4) Interview Summary	(PTO-413)			
2) Notice of Draftspe	rson's Patent Drawing Review (PTO- sure Statement(s) (PTO/SB/08)	-948)	Paper No(s)/Mail D 5) Notice of Informal F 6) Other:	ate			

Art Unit: 2836

DETAILED ACTION

Claim Rejections - 35 USC § 103

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.

1. Claims 1-4, 8-12, 14, 16-20, and 22 are rejected under 35 U.S.C. 103(a) as being unpatentable over Mergens et al., Patent No. 6,768,616, in view of Thiel et al., Patent No. 5,528,064.

With respect to claim 1, Mergens teaches a circuit [Fig. 20] comprising a diode string [Fig. 20, 2008] coupled to a supply voltage line [Fig. 20, 2004]; a transistor [Fig. 20, 312] coupled to the diode string [Fig. 20, 2008] and to a reference voltage line [Fig. 20, 112; Transistor 312 is coupled to a reference voltage line 112 via resistor 341], wherein the diode string and the transistor are implemented in a cascode configuration and provide electrostatic discharge protection [Col. 13, lines 59-60, Col. 14, lines 1-3]; and wherein the diode string comprises a first diode [Fig. 20; the first diode connected to the supply voltage line in a diode string 2008] coupled between the supply voltage line [Fig. 20, 2004] and the transistor [Fig. 20, 312] and disposed such that the first diode is forward biased from the supply voltage line to the transistor, wherein the first diode is adapted to provide electrostatic discharge protection having a first

Art Unit: 2836

polarity; and a second diode [Fig. 20, a first diode connected to the power supply 2004, in a diode string 2010] coupled to the supply voltage line [Fig. 20, 2004] and the transistor and parallel to the first diode, wherein the second diode is adapted to provide electrostatic discharge protection having a second polarity. However, Mergens does not say that the second diode provides ESD protection and discharges electrostatic current having a second polarity different than the first polarity.

Thiel teaches an ESD protection circuit for internal circuit. Thiel teaches a second diode [Fig. 4, diode connected between anode region 130 and cathode region 120] coupled to the supply voltage line [Fig. 4, VDD 100] and the transistor [Fig. 4, Transistor connected between 120 and 140] and parallel to the first diode [Fig. 4, diode connected between VDD and transistor], wherein the second diode is adapted to provide electrostatic discharge protection and discharge electrostatic discharge current having a second polarity different than the first polarity [Col. 4, lines 15-17; first polarity is positive polarity, and second polarity is negative polarity].

Both teachings are analogous electrostatic discharge protection circuits. It would have been obvious to one of ordinary skill in the art at the time the invention was made to combine the teachings of Thiel, which teaches a second diode used for second polarity, with the ESD protection circuit of Mergens, for the benefit of clamping the negative overvoltage applied to the input terminal and protecting the internal circuit.

Art Unit: 2836

With respect to claim 2, Mergens teaches that the diode string [Fig. 20, 2009] further comprises a third diode [Fig. 20; The diode connected to the transistor in a diode string 2008] arranged in series with the first diode with a cathode of the first diode coupled to an anode of the third diode, and wherein the second diode is further in parallel with the transistor as disclosed in Fig. 20.

With respect to claim 3, Mergens teaches that the second diode has at least a first terminal coupled to a drain terminal of the transistor [Fig. 20, 312].

With respect to claim 4, Mergens teaches that the transistor [Fig. 20, 312] and the diode string [Fig. 20, 2008] have different diffusion regions.

With respect to claim 8, Mergens teaches that the circuit is adapted to operate in a mixed voltage environment [Fig. 20].

With respect to claim 9, Mergens teaches that one or more diodes [Fig. 20, 2008] within the diode string may be implemented as bipolar transistors.

With respect to claim 10, Mergens teaches a programmable logic device [Fig. 20] comprising at least a first diode [Fig. 20; the first diode connected to the supply voltage line in a diode string 2008] coupled between a supply voltage line [Fig. 20, 2004] and a reference voltage line [Fig. 20, 112] and having an anode coupled to the supply voltage line, wherein the at least first diode is adapted to protect from electrostatic

Art Unit: 2836

discharge of a first polarity; at least a second diode [Fig. 20, a first diode connected to the power supply 2004, in a diode string 2010] coupled between the supply voltage line [Fig. 20, 2004] and the reference voltage line [Fig. 20, 112] and in parallel with the at least first diode, wherein the at least second diode is adapted to protect from electrostatic discharge of a second polarity; and a transistor [Fig. 20, 312] coupled between the at least first diode and the reference voltage line. However, Mergens does not say that the second diode provides ESD protection and discharge electrostatic discharge current having a second polarity different than the first polarity.

Thiel teaches an ESD protection circuit for internal circuit. Thiel teaches a second diode [Fig. 4, diode connected between anode region 130 and cathode region 120] coupled to the supply voltage line [Fig. 4, VDD 100] and the transistor [Fig. 4, Transistor connected between 120 and 140] and parallel to the first diode [Fig. 4, diode connected between VDD and transistor], wherein the second diode is adapted to provide electrostatic discharge protection and discharge electrostatic discharge current having a second polarity different than the first polarity [Col. 4, lines 15-17; first polarity is positive polarity, and second polarity is negative polarity], and a transistor [Fig. 4, transistor between 120 and 140] coupled between the at least first diode [Fig. 4, diode between 160 and 120] and the reference voltage line.

Art Unit: 2836

Both teachings are analogous electrostatic discharge protection circuits. It would have been obvious to one of ordinary skill in the art at the time the invention was made to combine the teachings of Thiel, which teaches a second diode used for second polarity, with the ESD protection circuit of Mergens, for the benefit of clamping the negative overvoltage applied to the input terminal and protecting the internal circuit.

With respect to claim 11, Mergens teaches that the transistor [Fig. 20, 312] and the at least first diode are implemented in a cascode configuration and adapted to operate in a mixed voltage environment.

With respect to claim 12, Mergens teaches that the transistor [Fig. 20, 312] and the at least first diode have different diffusion regions.

With respect to claim 14, Mergens teaches that the at least second diode has a first terminal coupled to a drain terminal of the transistor as disclosed in Fig. 20.

With respect to claim 16, Mergens teaches that the at least first diode and/or the at least second diode comprise a bipolar transistor [Fig. 20; the diodes can be implemented as bipolar transistors].

With respect to claim 17, Mergens teaches a method of providing electrostatic discharge protection [Fig. 20], the method comprising providing at least a first diode [Fig. 20; the first diode connected to the supply voltage line in a diode string 2008] having an anode coupled to a supply voltage rail [Fig. 20, 2004] to protect from electrostatic discharge of a first polarity; providing a transistor [Fig. 20, 312] coupled between the at

Art Unit: 2836

least first diode and a reference voltage rail [Fig. 20, ground]; and providing at least a second diode [Fig. 20, a first diode connected to the power supply 2004, in a diode string 2010] coupled to the supply voltage rail and to the transistor to protect from electrostatic discharge of a second polarity, wherein the at least first diode and the transistor are implemented in a cascode configuration. However, Mergens does not say that the second diode provides ESD protection and discharges electrostatic current having a second polarity different than the first polarity.

Thiel teaches an ESD protection circuit for internal circuit. Thiel teaches a second diode [Fig. 4, diode connected between anode region 130 and cathode region 120] coupled to the supply voltage line [Fig. 4, VDD 100] and the transistor [Fig. 4, Transistor connected between 120 and 140] and parallel to the first diode [Fig. 4, diode connected between VDD and transistor], wherein the second diode is adapted to provide electrostatic discharge protection and discharge electrostatic discharge current having a second polarity different than the first polarity [Col. 4, lines 15-17; first polarity is positive polarity, and second polarity is negative polarity], wherein the at least first diode [Fig. 4, diode connected between 160 and 120] and the transistor [Fig. 4, transistor connected between 120 and 140] are implemented in a cascode configuration.

Both teachings are analogous electrostatic discharge protection circuits. It would have been obvious to one of ordinary skill in the art at the time the invention was made to combine the teachings of Thiel, which

Art Unit: 2836

teaches a second diode used for second polarity, with the ESD protection circuit of Mergens, for the benefit of clamping the negative overvoltage applied to the input terminal and protecting the internal circuit.

With respect to claim 18, Mergens teaches that the at least first diode and the transistor [Fig. 20, 312] are implemented having different diffusions.

With respect to claim 19, Mergens further comprises operating the at least first diode, the at least second diode, and the transistor as a clamp circuit as disclosed in Fig. 20.

With respect to claim 20, Mergens further comprises operating the at least first diode, the at least second diode, and the transistor as a driver to transfer data via a pad as disclosed in Fig. 20.

With respect to claim 22, Mergens teaches that at least first diode and/or the at least second diode comprise a bipolar transistor [Fig. 20; The diodes can be implemented as bipolar transistors].

2. Claims 5-7, 13, 15, and 21 are rejected under 35 U.S.C. 103(a) as being unpatentable over Mergens et al., Patent No. 6,768,616, in view of Thiel, Patent No. 5,528,064, and further in view of applicant's acknowledged prior art.

Mergens and Thiel teach an ESD protection circuits, but do not disclose that the ESD circuit further comprises a resistor coupled between a gate terminal of the transistor and the reference voltage line.

Art Unit: 2836

With respect to claim 5, the acknowledged prior art [Fig. 1a] teaches an ESD protection circuit, which comprises a resistor [Fig. 1a, 106] coupled between a gate terminal of the transistor [Fig. 1a, 104] and the reference voltage line [Fig. 1a, Ground], wherein the circuit provides electrostatic discharge protection for a power rail of an integrated circuit incorporating the circuit.

Both teachings are analogous electrostatic discharge protection circuits. It would have been obvious to one of ordinary skill in the art at the time the invention was made to combine the teachings of the acknowledged prior art, which teaches a resistor coupled between the transistor and ground, with the ESD circuit of Mergens, for the benefit of draining the ESD current to ground via resistor.

With respect to claim 6, the acknowledged prior art further comprises a pull-up circuit [Fig. 1b, 108] coupled between the supply voltage line [Fig. 1b, VCC] and the diode string [Fig. 1b 110, 112; the transistors can be implemented as a diode string], wherein the pull-up circuit [Fig. 1b, 108] and the diode string are coupled to an input pad [Fig. 1b, PAD] and/or an output pad, the transistor is adapted to receive a control signal [Fig. 1b, VCTRL] at its gate terminal [Fig. 1b; gate terminal of transistor 112], and the circuit provides electrostatic discharge protection for an interface of an integrated circuit incorporating the circuit.

Art Unit: 2836

With respect to claim 7, the acknowledged prior art teaches that the circuit is adapted to operate as a driver [Specifications, page 2, lines 20-21].

With respect to claim 13, the acknowledged prior art teaches that the circuit further comprises a resistor [Fig. 1a, 106] coupled between a gate terminal of the transistor [Fig. 1a, 104] and the reference voltage line [Fig. 1a, ground]. The resistor, the at least first diode, the at least second diode, the transistor provide electrostatic discharge protection for a power rail of the circuit.

With respect to claim 15, the acknowledged prior art further comprises a pull-up circuit [Fig. 1b, 108] coupled between the supply voltage line [Fig. 1b, VCC] and at least first diode [Fig. 1b 110; transistor can be implemented as a diode], wherein the pull-up circuit [Fig. 1b, 108] and the at least first diode are coupled to a pad [Fig. 1b, PAD], the transistor is adapted to receive a control signal [Fig. 1b, VCTRL] at its gate terminal [Fig. 1b; gate terminal of transistor 112], and the at least first diode, the at least second diode, and the transistor provide electrostatic discharge protection for the circuit.

With respect to claim 21, the acknowledged prior art [Fig. 1b] further comprises providing a pull-up circuit [Fig. 1b, 108] between the supply voltage rail [Fig. 1b, VCC] and the at least first diode [Fig. 1b, 110].

Response to Arguments

3. Applicant's arguments with respect to claims 1-22 have been considered but are moot in view of the new ground(s) of rejection.

Applicant comments on pages 8-9 of the remarks regarding all the independent claims that Mergens fails to teach that a second diode is adapted to provide electrostatic discharge protection and discharge electrostatic discharge current having a second polarity different than the first polarity, which is a new limitation that is added.

The new reference by Thiel teaches an ESD protection circuit, which comprises a second diode [Fig. 4, diode between 120 and 130] coupled to the supply voltage line [Fig. 4, VDD] and the transistor and parallel to the first diode [Fig. 4, diode between 160 and 120], wherein the second diode is adapted to provide electrostatic discharge protection and discharge electrostatic discharge current having a second polarity different than the first polarity [Col. 4, lines 15-17].

Based on examiner's best understanding, it is believed that the prior art reference by Mergens and Thiel read on the amended claim language of independent claims 1, 10 and 17.

Conclusion

Applicant's amendment necessitated the new ground(s) of rejection presented in this Office action. Accordingly, **THIS ACTION IS MADE**FINAL. See MPEP § 706.07(a). Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

Art Unit: 2836

5.

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the date of this final action.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Dharti H. Patel whose telephone number is 571-272-8659. The examiner can normally be reached on 8:30am - 5pm.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Brian Sircus can be reached on 571-272-2800, Ext. 36. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR

Art Unit: 2836

Page 13

system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business

Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative or access to the automated information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.

DHP 01/18/2007

> STEPHEN W. JACKSON PRIMARY EXAMINER